2014-05-03 21:18:04 +02:00
|
|
|
module Arm
|
2014-05-03 14:13:15 +02:00
|
|
|
|
2014-05-05 21:21:11 +02:00
|
|
|
class LogicInstruction < Vm::LogicInstruction
|
|
|
|
include Arm::Constants
|
|
|
|
|
2014-05-19 10:28:37 +02:00
|
|
|
def initialize(result , left , right , attributes = {})
|
2014-05-18 11:18:57 +02:00
|
|
|
super(result ,left , right , attributes)
|
2014-05-16 18:56:13 +02:00
|
|
|
@attributes[:update_status] = 0 if @attributes[:update_status] == nil
|
2014-05-14 09:47:30 +02:00
|
|
|
@attributes[:condition_code] = :al if @attributes[:condition_code] == nil
|
2014-05-05 21:21:11 +02:00
|
|
|
@operand = 0
|
|
|
|
|
2014-05-16 10:27:30 +02:00
|
|
|
raise "Left arg must be given #{inspect}" unless @left
|
2014-05-16 11:55:51 +02:00
|
|
|
@immediate = 0
|
2014-05-05 21:21:11 +02:00
|
|
|
end
|
2014-05-16 09:42:25 +02:00
|
|
|
|
|
|
|
# arm intrucioons are pretty sensible, and always 4 bytes (thumb not supported)
|
|
|
|
def length
|
|
|
|
4
|
|
|
|
end
|
|
|
|
|
2014-06-05 09:46:42 +02:00
|
|
|
def assemble(io)
|
|
|
|
# don't overwrite instance variables, to make assembly repeatable
|
|
|
|
left = @left
|
|
|
|
operand = @operand
|
|
|
|
immediate = @immediate
|
|
|
|
|
2014-05-18 11:18:57 +02:00
|
|
|
right = @right
|
2014-06-07 16:59:44 +02:00
|
|
|
if @left.is_a?(Vm::ObjectConstant)
|
2014-05-16 09:42:25 +02:00
|
|
|
# do pc relative addressing with the difference to the instuction
|
2014-05-16 11:55:51 +02:00
|
|
|
# 8 is for the funny pipeline adjustment (ie pointing to fetch and not execute)
|
|
|
|
right = @left.position - self.position - 8
|
2014-06-05 09:46:42 +02:00
|
|
|
left = :pc
|
2014-05-16 09:42:25 +02:00
|
|
|
end
|
2014-05-16 11:55:51 +02:00
|
|
|
# automatic wrapping, for machine internal code and testing
|
|
|
|
if( right.is_a? Fixnum )
|
|
|
|
right = Vm::IntegerConstant.new( right )
|
2014-05-16 09:42:25 +02:00
|
|
|
end
|
2014-05-16 11:55:51 +02:00
|
|
|
if (right.is_a?(Vm::IntegerConstant))
|
2014-06-07 16:59:44 +02:00
|
|
|
if true #TODO (right.integer.fits_u8?)
|
2014-05-16 09:42:25 +02:00
|
|
|
# no shifting needed
|
2014-06-05 09:46:42 +02:00
|
|
|
operand = right.integer
|
|
|
|
immediate = 1
|
2014-05-16 11:55:51 +02:00
|
|
|
elsif (op_with_rot = calculate_u8_with_rr(right))
|
2014-06-05 09:46:42 +02:00
|
|
|
operand = op_with_rot
|
|
|
|
immediate = 1
|
2014-06-05 17:17:00 +02:00
|
|
|
# raise "hmm"
|
2014-05-16 09:42:25 +02:00
|
|
|
else
|
2014-05-16 11:55:51 +02:00
|
|
|
raise "cannot fit numeric literal argument in operand #{right.inspect}"
|
2014-05-16 09:42:25 +02:00
|
|
|
end
|
2014-05-16 11:55:51 +02:00
|
|
|
elsif (right.is_a?(Symbol) or right.is_a?(Vm::Integer))
|
2014-06-05 09:46:42 +02:00
|
|
|
operand = reg_code(right) #integer means the register the integer is in (otherwise constant)
|
|
|
|
immediate = 0 # ie not immediate is register
|
2014-05-16 11:55:51 +02:00
|
|
|
else
|
|
|
|
raise "invalid operand argument #{right.inspect} , #{inspect}"
|
|
|
|
end
|
2014-06-05 09:28:53 +02:00
|
|
|
op = shift_handling
|
2014-05-16 09:42:25 +02:00
|
|
|
instuction_class = 0b00 # OPC_DATA_PROCESSING
|
2014-06-05 09:46:42 +02:00
|
|
|
val = shift(operand , 0)
|
2014-06-05 09:28:53 +02:00
|
|
|
val |= shift(op , 0) # any barral action, is already shifted
|
2014-05-18 11:18:57 +02:00
|
|
|
val |= shift(reg_code(@result) , 12)
|
2014-06-05 09:46:42 +02:00
|
|
|
val |= shift(reg_code(left) , 12+4)
|
2014-05-16 18:56:13 +02:00
|
|
|
val |= shift(@attributes[:update_status] , 12+4+4)#20
|
2014-05-16 09:42:25 +02:00
|
|
|
val |= shift(op_bit_code , 12+4+4 +1)
|
2014-06-05 09:46:42 +02:00
|
|
|
val |= shift(immediate , 12+4+4 +1+4)
|
2014-05-16 09:42:25 +02:00
|
|
|
val |= shift(instuction_class , 12+4+4 +1+4+1)
|
|
|
|
val |= shift(cond_bit_code , 12+4+4 +1+4+1+2)
|
|
|
|
io.write_uint32 val
|
|
|
|
end
|
|
|
|
def shift val , by
|
2014-05-16 10:27:30 +02:00
|
|
|
raise "Not integer #{val}:#{val.class} #{inspect}" unless val.is_a? Fixnum
|
2014-05-16 09:42:25 +02:00
|
|
|
val << by
|
|
|
|
end
|
2014-05-03 14:13:15 +02:00
|
|
|
end
|
|
|
|
end
|