90935bfbbc
risc is GREEN
...
totally, man.
Small fix in method missing fixed last block tests
(why, i do not know)
2020-03-22 15:58:19 +02:00
5b0c1195e4
Fix interpreter and resolve method
...
Interpreter was not handling ssa correctly (ie overwriting)
Resolve was assuming wrong registers (also non ssa)
return value still broken
2020-03-22 14:31:43 +02:00
4db71c1c03
fix all uses of operators now they are ssa
2020-03-22 14:31:43 +02:00
f2250bc206
fix resolve and introduce method to chop strings to max
...
strings are 20 bytes. I want to implement the extension idea, just not now
2020-03-22 14:31:43 +02:00
ede103e73d
finally did assert_function_call
...
for cleaner reading, like all other instruction asserts
2020-03-22 14:31:43 +02:00
8119030ed2
fix return sequence
...
broken due to logic error in register_slot << (which was reducing the wrong register, self, not the arg)
Still the sequence is in 2 places, one too many ?
2020-03-22 14:31:43 +02:00
a70f63e7bb
fix remaining slot instruction tests
2020-03-22 14:31:43 +02:00
07873ce068
fix not same logic
...
caused by assert logic error, also fixed
2020-03-22 14:31:43 +02:00
c1cfc12a1c
converted resolve_method
...
Big, left till last, but surprisingly painless
2020-03-22 14:31:43 +02:00
28e9cd335a
still fixing instruction tests
2020-03-22 14:31:43 +02:00
e6729b8b60
fixing instruction tests
2020-03-22 14:31:43 +02:00
2af953e1d2
last instruciton, dynamic_call
...
next macros
2020-03-22 14:31:43 +02:00
7f5ebab800
did block yield
2020-03-22 14:31:43 +02:00
a4c0b8e5f9
did return sequence
...
surprisingly easy. also some check polish
2020-03-22 14:31:43 +02:00
db5a59f735
Unify instruction namings also dirs
...
Was getting confused myself, where it was instruction or instructions, when if the base class was inside or out of dir.
Now dirs are plural, and base class is inside.
2020-03-22 14:31:43 +02:00
