Torsten Ruger
|
f648bf7bd5
|
rename also get_slot, to slot_to_reg
makes source and target clear
|
2016-12-25 18:05:39 +02:00 |
|
Torsten Ruger
|
35adf9a5e6
|
rename set_slot
set_slot was clear about the target, but not the source.
Better with reg_to_slot (and soon it’s inverse slot_to_reg)
|
2016-12-25 18:02:39 +02:00 |
|
Torsten Ruger
|
91a0365c2e
|
fix register shortcuts
|
2015-11-21 14:17:54 +02:00 |
|
Torsten Ruger
|
9ab3de234d
|
some helper functions
for when i started the assembler div10
in the end i did the div10 in some, so no need
|
2015-11-13 20:47:08 +02:00 |
|
Torsten Ruger
|
3d83f203ca
|
fixing and testing operators
|
2015-10-15 09:32:47 +03:00 |
|
Torsten Ruger
|
e33a20dd41
|
minor housekeeping
|
2015-10-14 13:48:42 +03:00 |
|
Torsten Ruger
|
dd3381e38b
|
move type to phial and add type to reg_ref
|
2015-10-10 19:14:27 +03:00 |
|
Torsten Ruger
|
36f635f7c1
|
adding sources to register instructions
|
2015-07-27 12:13:39 +03:00 |
|
Torsten Ruger
|
b0c78479ff
|
clearer to_s s
|
2015-07-25 09:30:58 +03:00 |
|
Torsten Ruger
|
139b0174d8
|
to_s for reg instructions
|
2015-07-24 13:23:56 +03:00 |
|
Torsten Ruger
|
97b4c469f8
|
fixing register order in some instructions
and their use
Arm is confusing as it has result as first arg
we use forward logic, i.e. from -> to
|
2015-06-27 20:09:21 +03:00 |
|
Torsten Ruger
|
836089a249
|
clean up Get/SetSlot
document and make arguments consistent
|
2015-06-21 21:00:16 +03:00 |
|
Torsten Ruger
|
cae99f217c
|
just make sre we really ret registers (some constants were flying about)
|
2014-10-07 12:23:08 +03:00 |
|
Torsten Ruger
|
e3c3840bc6
|
a creative moment, making up instructions
|
2014-10-04 12:51:08 +03:00 |
|