2014-08-30 18:40:37 +02:00
|
|
|
module Arm
|
2014-10-02 21:28:34 +02:00
|
|
|
class LogicInstruction < Instruction
|
2014-08-30 18:40:37 +02:00
|
|
|
include Arm::Constants
|
2014-10-02 21:28:34 +02:00
|
|
|
# result = left op right
|
2015-05-29 11:33:40 +02:00
|
|
|
#
|
2014-10-02 21:28:34 +02:00
|
|
|
# Logic instruction are your basic operator implementation. But unlike the (normal) code we write
|
|
|
|
# these Instructions must have "place" to write their results. Ie when you write 4 + 5 in ruby
|
2015-05-29 11:33:40 +02:00
|
|
|
# the result is sort of up in the air, but with Instructions the result must be assigned
|
2014-08-30 18:40:37 +02:00
|
|
|
def initialize(result , left , right , attributes = {})
|
2014-10-02 21:28:34 +02:00
|
|
|
super(attributes)
|
|
|
|
@result = result
|
|
|
|
@left = left
|
2015-05-29 11:33:40 +02:00
|
|
|
@right = right
|
2014-08-30 18:40:37 +02:00
|
|
|
@attributes[:update_status] = 0 if @attributes[:update_status] == nil
|
|
|
|
@attributes[:condition_code] = :al if @attributes[:condition_code] == nil
|
|
|
|
@operand = 0
|
|
|
|
|
|
|
|
raise "Left arg must be given #{inspect}" unless @left
|
2015-05-29 11:33:40 +02:00
|
|
|
@immediate = 0
|
2014-08-30 18:40:37 +02:00
|
|
|
end
|
|
|
|
|
2014-10-02 21:28:34 +02:00
|
|
|
attr_accessor :result , :left , :right
|
2014-09-18 16:05:59 +02:00
|
|
|
def assemble(io)
|
2014-08-30 18:40:37 +02:00
|
|
|
# don't overwrite instance variables, to make assembly repeatable
|
|
|
|
left = @left
|
|
|
|
operand = @operand
|
|
|
|
immediate = @immediate
|
|
|
|
|
|
|
|
right = @right
|
2015-06-26 19:36:00 +02:00
|
|
|
if @left.is_a?(Parfait::Object) or
|
|
|
|
@left.is_a?(Symbol) and !Register::RegisterReference.look_like_reg(@left)
|
2014-08-30 18:40:37 +02:00
|
|
|
# do pc relative addressing with the difference to the instuction
|
|
|
|
# 8 is for the funny pipeline adjustment (ie pointing to fetch and not execute)
|
2015-06-27 19:07:42 +02:00
|
|
|
right = @left.position - self.position - 8
|
2015-06-26 19:36:00 +02:00
|
|
|
raise "todo in direction #{right}" if( opcode == :add and right < 0 )
|
|
|
|
raise "No negatives implemented #{right} " if right < 0
|
2014-08-30 18:40:37 +02:00
|
|
|
left = :pc
|
|
|
|
end
|
2015-05-29 11:33:40 +02:00
|
|
|
if (right.is_a?(Numeric))
|
2014-09-29 20:04:38 +02:00
|
|
|
if (right.fits_u8?)
|
2014-08-30 18:40:37 +02:00
|
|
|
# no shifting needed
|
2015-05-29 11:47:49 +02:00
|
|
|
operand = right
|
2014-08-30 18:40:37 +02:00
|
|
|
immediate = 1
|
|
|
|
elsif (op_with_rot = calculate_u8_with_rr(right))
|
|
|
|
operand = op_with_rot
|
|
|
|
immediate = 1
|
|
|
|
else
|
2015-06-26 19:36:00 +02:00
|
|
|
#TODO this is copied from MoveInstruction, should rework
|
|
|
|
unless @extra
|
|
|
|
@extra = 1
|
2015-07-18 10:52:30 +02:00
|
|
|
#puts "RELINK L at #{self.position.to_s(16)}"
|
2015-06-26 19:36:00 +02:00
|
|
|
raise ::Register::LinkException.new("cannot fit numeric literal argument in operand #{right.inspect}")
|
|
|
|
end
|
|
|
|
# now we can do the actual breaking of instruction, by splitting the operand
|
|
|
|
first = right & 0xFFFFFF00
|
|
|
|
operand = calculate_u8_with_rr( first )
|
|
|
|
raise "no fit for #{right}" unless operand
|
|
|
|
immediate = 1
|
|
|
|
@extra = ArmMachine.add( result , result , (right & 0xFF) )
|
2014-08-30 18:40:37 +02:00
|
|
|
end
|
|
|
|
elsif (right.is_a?(Symbol) or right.is_a?(::Register::RegisterReference))
|
|
|
|
operand = reg_code(right) #integer means the register the integer is in (otherwise constant)
|
|
|
|
immediate = 0 # ie not immediate is register
|
|
|
|
else
|
|
|
|
raise "invalid operand argument #{right.inspect} , #{inspect}"
|
|
|
|
end
|
|
|
|
op = shift_handling
|
|
|
|
instuction_class = 0b00 # OPC_DATA_PROCESSING
|
|
|
|
val = shift(operand , 0)
|
|
|
|
val |= shift(op , 0) # any barral action, is already shifted
|
2015-05-29 11:33:40 +02:00
|
|
|
val |= shift(reg_code(@result) , 12)
|
|
|
|
val |= shift(reg_code(left) , 12+4)
|
|
|
|
val |= shift(@attributes[:update_status] , 12+4+4)#20
|
2015-06-26 19:00:50 +02:00
|
|
|
val |= shift(op_bit_code , 12+4+4 + 1)
|
|
|
|
val |= shift(immediate , 12+4+4 + 1+4)
|
|
|
|
val |= shift(instuction_class , 12+4+4 + 1+4+1)
|
|
|
|
val |= shift(cond_bit_code , 12+4+4 + 1+4+1+2)
|
2014-08-30 18:40:37 +02:00
|
|
|
io.write_uint32 val
|
2015-06-26 19:36:00 +02:00
|
|
|
# by now we have the extra add so assemble that
|
|
|
|
if(@extra)
|
|
|
|
@extra.assemble(io)
|
|
|
|
#puts "Assemble extra at #{val.to_s(16)}"
|
|
|
|
end
|
2014-08-30 18:40:37 +02:00
|
|
|
end
|
2015-06-26 19:36:00 +02:00
|
|
|
|
2014-08-30 18:40:37 +02:00
|
|
|
def shift val , by
|
|
|
|
raise "Not integer #{val}:#{val.class} #{inspect}" unless val.is_a? Fixnum
|
|
|
|
val << by
|
|
|
|
end
|
2015-05-29 11:33:40 +02:00
|
|
|
|
2015-07-01 08:47:10 +02:00
|
|
|
def byte_length
|
2015-06-26 19:36:00 +02:00
|
|
|
@extra ? 8 : 4
|
|
|
|
end
|
|
|
|
|
2014-10-02 21:28:34 +02:00
|
|
|
def uses
|
|
|
|
ret = []
|
|
|
|
ret << @left.register if @left and not @left.is_a? Constant
|
|
|
|
ret << @right.register if @right and not @right.is_a?(Constant)
|
|
|
|
ret
|
|
|
|
end
|
|
|
|
def assigns
|
|
|
|
[@result.register]
|
|
|
|
end
|
2014-08-30 18:40:37 +02:00
|
|
|
end
|
2014-10-02 21:28:34 +02:00
|
|
|
end
|