2018-04-23 12:16:46 +02:00
|
|
|
require_relative "../helper"
|
2015-11-08 13:30:28 +01:00
|
|
|
|
2017-01-19 08:02:29 +01:00
|
|
|
module Risc
|
2018-03-30 16:09:02 +02:00
|
|
|
class InterpreterPlusTest < MiniTest::Test
|
2017-01-03 21:42:40 +01:00
|
|
|
include Ticker
|
2015-11-08 13:30:28 +01:00
|
|
|
|
2017-01-03 21:42:40 +01:00
|
|
|
def setup
|
2019-09-13 13:07:12 +02:00
|
|
|
@preload = "Integer.plus"
|
2018-04-01 13:01:17 +02:00
|
|
|
@string_input = as_main("return 5 + 5")
|
2017-01-03 21:42:40 +01:00
|
|
|
super
|
|
|
|
end
|
2019-10-03 20:07:55 +02:00
|
|
|
#FIXME should be macro test, no need to interpret
|
2018-08-06 13:07:17 +02:00
|
|
|
def test_chain
|
2019-08-22 22:10:29 +02:00
|
|
|
#show_main_ticks # get output of what is
|
2019-09-13 13:07:12 +02:00
|
|
|
check_main_chain [LoadConstant, SlotToReg, RegToSlot, LoadConstant, SlotToReg, #5
|
2019-08-23 18:25:02 +02:00
|
|
|
RegToSlot, LoadConstant, SlotToReg, RegToSlot, LoadConstant, #10
|
|
|
|
SlotToReg, RegToSlot, SlotToReg, FunctionCall, LoadConstant, #15
|
|
|
|
SlotToReg, LoadConstant, OperatorInstruction, IsNotZero, SlotToReg, #20
|
|
|
|
RegToSlot, SlotToReg, SlotToReg, SlotToReg, SlotToReg, #25
|
2019-09-13 13:07:12 +02:00
|
|
|
OperatorInstruction, RegToSlot, RegToSlot, SlotToReg, RegToSlot, #30
|
|
|
|
Branch, Branch, SlotToReg, SlotToReg, RegToSlot, #35
|
|
|
|
SlotToReg, SlotToReg, SlotToReg, FunctionReturn, SlotToReg, #40
|
|
|
|
RegToSlot, Branch, SlotToReg, SlotToReg, RegToSlot, #45
|
|
|
|
SlotToReg, SlotToReg, SlotToReg, FunctionReturn, Transfer, #50
|
|
|
|
SlotToReg, SlotToReg, Syscall, NilClass,] #55
|
2018-06-19 17:55:47 +02:00
|
|
|
assert_equal 10 , get_return
|
2017-01-03 21:42:40 +01:00
|
|
|
end
|
2018-11-24 21:40:22 +01:00
|
|
|
def base_ticks(num)
|
2019-08-23 18:25:02 +02:00
|
|
|
main_ticks(14 + num)
|
2018-11-24 21:40:22 +01:00
|
|
|
end
|
2019-09-22 23:07:30 +02:00
|
|
|
def test_base
|
2019-08-23 18:25:02 +02:00
|
|
|
cal = main_ticks( 14 )
|
2019-08-23 14:31:22 +02:00
|
|
|
assert_equal FunctionCall , cal.class
|
2018-03-31 18:37:24 +02:00
|
|
|
end
|
2019-09-22 23:07:30 +02:00
|
|
|
def test_load_receiver
|
2019-08-23 14:31:22 +02:00
|
|
|
sl = base_ticks( 8 )
|
2018-11-24 21:40:22 +01:00
|
|
|
assert_slot_to_reg( sl , :r0 , 2 , :r2)
|
2018-05-24 20:20:56 +02:00
|
|
|
end
|
2019-09-22 23:07:30 +02:00
|
|
|
def test_reduce_receiver
|
2019-08-23 14:31:22 +02:00
|
|
|
sl = base_ticks( 9 )
|
2018-11-24 21:40:22 +01:00
|
|
|
assert_slot_to_reg( sl , :r2 , 2 , :r2)
|
2018-03-30 17:05:38 +02:00
|
|
|
end
|
2019-09-22 23:07:30 +02:00
|
|
|
def test_slot_args #load args from message
|
2019-08-23 14:31:22 +02:00
|
|
|
sl = base_ticks( 10 )
|
2019-08-22 22:10:29 +02:00
|
|
|
assert_slot_to_reg( sl , :r0 , 9 , :r3)
|
2018-03-30 17:05:38 +02:00
|
|
|
end
|
2019-09-22 23:07:30 +02:00
|
|
|
def test_reduce_arg
|
2019-08-23 14:31:22 +02:00
|
|
|
sl = base_ticks( 11 )
|
2018-11-24 21:40:22 +01:00
|
|
|
assert_slot_to_reg( sl , :r3 , 2 , :r3)
|
|
|
|
assert_equal 5 , @interpreter.get_register(:r3)
|
2017-01-03 21:42:40 +01:00
|
|
|
end
|
2018-03-31 18:37:24 +02:00
|
|
|
def test_op
|
2019-08-23 14:31:22 +02:00
|
|
|
op = base_ticks(12)
|
2018-03-31 18:37:24 +02:00
|
|
|
assert_equal OperatorInstruction , op.class
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_equal :+ , op.operator
|
2018-11-24 21:40:22 +01:00
|
|
|
assert_equal :r2 , op.left.symbol
|
|
|
|
assert_equal :r3 , op.right.symbol
|
|
|
|
assert_equal 10 , @interpreter.get_register(:r2)
|
|
|
|
assert_equal 5 , @interpreter.get_register(:r3)
|
2017-01-03 21:42:40 +01:00
|
|
|
end
|
2018-11-24 21:40:22 +01:00
|
|
|
def test_move_res_to_int
|
2019-08-23 14:31:22 +02:00
|
|
|
int = base_ticks( 13 )
|
2018-11-24 21:40:22 +01:00
|
|
|
assert_reg_to_slot( int , :r2 , :r1 , 2)
|
2018-04-01 11:00:59 +02:00
|
|
|
end
|
2018-11-24 21:40:22 +01:00
|
|
|
def test_move_int_to_reg
|
2019-08-23 14:31:22 +02:00
|
|
|
int = base_ticks( 14 )
|
2018-11-24 21:40:22 +01:00
|
|
|
assert_reg_to_slot( int , :r1 , :r0 , 5)
|
2018-04-01 11:00:59 +02:00
|
|
|
end
|
2015-11-08 14:15:55 +01:00
|
|
|
end
|
2015-11-08 13:30:28 +01:00
|
|
|
end
|