Torsten Ruger
|
6200a35562
|
add shortcut for class_name
for when type is not set
|
2018-08-08 12:02:59 +03:00 |
|
Torsten Ruger
|
c63e55c2bc
|
add an operator function
to be able to use the builder more
also add ability to load fixnums (for the int functions)
|
2018-08-07 20:48:36 +03:00 |
|
Torsten Ruger
|
595e032edf
|
add function_return helper to risc_value
create a function_return from within builder
|
2018-08-06 13:03:33 +03:00 |
|
Torsten Ruger
|
1cb07a4164
|
block arg access was off by one
|
2018-07-27 12:16:06 +03:00 |
|
Torsten Ruger
|
ff8b95f21a
|
get block resolution to use the extra
block_compiler puts in the extra, that we get out when resolving the type
Thus block args work, though only by assuming direct call
|
2018-07-17 10:37:33 +03:00 |
|
Torsten Ruger
|
3343017dba
|
move type resolution to compiler
from risc_value.
also unite mock compilers
|
2018-07-16 11:46:18 +03:00 |
|
Torsten Ruger
|
e3673e579c
|
pass extra info into register init, not just value
extra info may be hash, maybe just type info
|
2018-07-16 11:23:09 +03:00 |
|
Torsten Ruger
|
f31d22d901
|
use real type in register, not symbol
this has some more consequences, upcoming
|
2018-07-15 15:16:12 +03:00 |
|
Torsten Ruger
|
58c7294abd
|
finish the loop in slot_load
thus rewrite of that old nested if thing is done
|
2018-07-14 11:04:21 +03:00 |
|
Torsten Ruger
|
61c840c023
|
start to move slot_load code to register_value
the iea is to iterate through register_values while reducing the slot_load to a number of Slot_to_regs
wip
|
2018-07-13 21:56:55 +03:00 |
|
Torsten Ruger
|
d50893bb0f
|
rename risc_value to register_value
almost to register, but it still carries that value
|
2018-06-29 11:39:07 +03:00 |
|
Torsten Ruger
|
e396807ee5
|
start work on dsl
so i can read my own code
|
2018-04-06 14:21:38 +03:00 |
|
Torsten Ruger
|
f09086e524
|
unite the two resolve_to_index functions
|
2018-04-05 20:10:00 +03:00 |
|
Torsten Ruger
|
a306c464b7
|
start using tmp registers at 1
which used to be reserved for the next message
|
2018-03-23 18:57:16 +02:00 |
|
Torsten Ruger
|
9c052c78a7
|
fix most of slot_load to_risc
higher orders not working yet
|
2018-03-17 21:32:09 +05:30 |
|
Torsten Ruger
|
cddc25a595
|
fixing tests for shifting constants into slots
|
2018-03-17 21:15:38 +05:30 |
|
Torsten Ruger
|
aa79e41d1c
|
rename register to risc
seems to fit the layer much better as we really have a very reduced
instruction set
|
2017-01-19 09:02:29 +02:00 |
|