Torsten Ruger
|
5eee79719d
|
reenable now working tests
|
2018-03-28 13:04:25 +03:00 |
|
Torsten Ruger
|
500851d246
|
start on new binary creation process
now writing into BinaryCode instead of stream
also in the risc layer, not arm, for reusability
|
2018-03-27 20:47:41 +03:00 |
|
Torsten Ruger
|
4cc1d8455e
|
fix util namespace
and instruction move ripples
|
2018-03-26 20:05:30 +03:00 |
|
Torsten Ruger
|
730197fbed
|
organise tests to where they belong
|
2018-03-26 19:43:03 +03:00 |
|
Torsten Ruger
|
633e99466d
|
start to debug
|
2018-03-26 13:43:26 +03:00 |
|
Torsten Ruger
|
865a116f47
|
small assembler fix
|
2018-03-25 20:02:51 +03:00 |
|
Torsten Ruger
|
a50368c3aa
|
assembler will need redoing somewhat
with own data objects, we can assemble into them first
then write
may also store cpu instructions
|
2018-03-25 18:23:00 +03:00 |
|
Torsten Ruger
|
9989cc12e0
|
fix ass tests
bit weak really, but pass
|
2018-03-18 22:37:15 +05:30 |
|
Torsten Ruger
|
aa79e41d1c
|
rename register to risc
seems to fit the layer much better as we really have a very reduced
instruction set
|
2017-01-19 09:02:29 +02:00 |
|