rename register to risc
seems to fit the layer much better as we really have a very reduced instruction set
This commit is contained in:
@ -11,7 +11,7 @@ module ParfaitTests
|
||||
|
||||
def setup
|
||||
@stdout = ""
|
||||
@machine = Register.machine.boot
|
||||
@machine = Risc.machine.boot
|
||||
Vm::Compiler.load_parfait
|
||||
end
|
||||
|
||||
|
Reference in New Issue
Block a user