2014-05-10 14:34:05 +02:00
|
|
|
module Arm
|
|
|
|
|
|
|
|
class MoveInstruction < Vm::MoveInstruction
|
|
|
|
include Arm::Constants
|
|
|
|
|
2014-05-18 11:30:49 +02:00
|
|
|
def initialize(to , from , attributes)
|
|
|
|
super(to , from , attributes)
|
2014-05-16 18:56:13 +02:00
|
|
|
@attributes[:update_status] = 0 if @attributes[:update_status] == nil
|
2014-05-14 09:47:30 +02:00
|
|
|
@attributes[:condition_code] = :al if @attributes[:condition_code] == nil
|
2014-05-10 14:59:46 +02:00
|
|
|
@attributes[:opcode] = attributes[:opcode]
|
2014-05-10 14:34:05 +02:00
|
|
|
@operand = 0
|
|
|
|
|
2014-05-16 16:31:01 +02:00
|
|
|
@immediate = 0
|
2014-05-10 14:34:05 +02:00
|
|
|
@rn = :r0 # register zero = zero bit pattern
|
|
|
|
end
|
2014-05-16 16:31:01 +02:00
|
|
|
|
|
|
|
# arm intrucions are pretty sensible, and always 4 bytes (thumb not supported)
|
|
|
|
def length
|
|
|
|
4
|
|
|
|
end
|
|
|
|
|
2014-05-10 14:34:05 +02:00
|
|
|
def build
|
2014-05-18 11:30:49 +02:00
|
|
|
right = @from
|
2014-05-16 16:31:01 +02:00
|
|
|
if right.is_a?(Vm::StringConstant)
|
|
|
|
# do pc relative addressing with the difference to the instuction
|
|
|
|
# 8 is for the funny pipeline adjustment (ie oc pointing to fetch and not execute)
|
|
|
|
right = Vm::IntegerConstant.new( right.position - self.position - 8 )
|
|
|
|
@rn = :pc
|
|
|
|
end
|
2014-05-19 10:28:37 +02:00
|
|
|
if( right.is_a? Fixnum )
|
2014-05-16 16:31:01 +02:00
|
|
|
right = Vm::IntegerConstant.new( right )
|
|
|
|
end
|
|
|
|
if (right.is_a?(Vm::IntegerConstant))
|
|
|
|
if (right.integer.fits_u8?)
|
|
|
|
# no shifting needed
|
|
|
|
@operand = right.integer
|
|
|
|
@immediate = 1
|
|
|
|
elsif (op_with_rot = calculate_u8_with_rr(right))
|
|
|
|
@operand = op_with_rot
|
|
|
|
@immediate = 1
|
|
|
|
raise "hmm"
|
|
|
|
else
|
|
|
|
raise "cannot fit numeric literal argument in operand #{right.inspect}"
|
|
|
|
end
|
|
|
|
elsif (right.is_a?(Symbol) or right.is_a?(Vm::Integer))
|
|
|
|
@operand = reg_code(right) #integer means the register the integer is in (otherwise constant)
|
|
|
|
@immediate = 0 # ie not immediate is register
|
|
|
|
else
|
|
|
|
raise "invalid operand argument #{right.inspect} , #{inspect}"
|
|
|
|
end
|
|
|
|
shift_handling
|
|
|
|
end
|
|
|
|
|
|
|
|
def assemble(io)
|
|
|
|
build
|
|
|
|
instuction_class = 0b00 # OPC_DATA_PROCESSING
|
|
|
|
val = shift(@operand , 0)
|
2014-05-18 11:30:49 +02:00
|
|
|
val |= shift(reg_code(@to) , 12)
|
2014-05-16 16:31:01 +02:00
|
|
|
val |= shift(reg_code(@rn) , 12+4)
|
2014-05-16 18:56:13 +02:00
|
|
|
val |= shift(@attributes[:update_status] , 12+4+4)#20
|
2014-05-16 16:31:01 +02:00
|
|
|
val |= shift(op_bit_code , 12+4+4 +1)
|
|
|
|
val |= shift(@immediate , 12+4+4 +1+4)
|
|
|
|
val |= shift(instuction_class , 12+4+4 +1+4+1)
|
|
|
|
val |= shift(cond_bit_code , 12+4+4 +1+4+1+2)
|
|
|
|
io.write_uint32 val
|
|
|
|
end
|
|
|
|
def shift val , by
|
2014-05-19 16:32:41 +02:00
|
|
|
raise "Not integer #{val}:#{val.class} in #{inspect}" unless val.is_a? Fixnum
|
2014-05-16 16:31:01 +02:00
|
|
|
val << by
|
2014-05-10 14:34:05 +02:00
|
|
|
end
|
|
|
|
end
|
2014-05-16 16:31:01 +02:00
|
|
|
end
|