2018-04-23 12:16:46 +02:00
|
|
|
require_relative "../helper"
|
2015-11-08 13:30:28 +01:00
|
|
|
|
2017-01-19 08:02:29 +01:00
|
|
|
module Risc
|
2018-03-30 16:09:02 +02:00
|
|
|
class InterpreterPlusTest < MiniTest::Test
|
2017-01-03 21:42:40 +01:00
|
|
|
include Ticker
|
2015-11-08 13:30:28 +01:00
|
|
|
|
2017-01-03 21:42:40 +01:00
|
|
|
def setup
|
2018-04-01 13:01:17 +02:00
|
|
|
@string_input = as_main("return 5 + 5")
|
2017-01-03 21:42:40 +01:00
|
|
|
super
|
|
|
|
end
|
2015-11-08 13:30:28 +01:00
|
|
|
|
2018-08-06 13:07:17 +02:00
|
|
|
def test_chain
|
2018-04-04 19:05:09 +02:00
|
|
|
#show_main_ticks # get output of what is
|
2018-08-12 14:02:23 +02:00
|
|
|
check_main_chain [LoadConstant, LoadConstant, SlotToReg, SlotToReg, RegToSlot,
|
|
|
|
RegToSlot, RegToSlot, RegToSlot, LoadConstant, SlotToReg, # 10
|
|
|
|
RegToSlot, LoadConstant, SlotToReg, Branch, SlotToReg,
|
|
|
|
RegToSlot, LoadConstant, SlotToReg, RegToSlot, SlotToReg, # 20
|
|
|
|
FunctionCall, SlotToReg, SlotToReg, SlotToReg, SlotToReg,
|
|
|
|
SlotToReg, OperatorInstruction, LoadConstant, SlotToReg, SlotToReg, # 30
|
|
|
|
RegToSlot, RegToSlot, RegToSlot, SlotToReg, Branch,
|
|
|
|
SlotToReg, RegToSlot, LoadConstant, SlotToReg, RegToSlot, # 40
|
|
|
|
RegToSlot, SlotToReg, SlotToReg, SlotToReg, FunctionReturn,
|
|
|
|
SlotToReg, SlotToReg, RegToSlot, SlotToReg, SlotToReg, # 50
|
|
|
|
RegToSlot, Branch, Branch, SlotToReg, SlotToReg,
|
|
|
|
RegToSlot, LoadConstant, SlotToReg, RegToSlot, RegToSlot, # 60
|
|
|
|
SlotToReg, SlotToReg, SlotToReg, FunctionReturn, Transfer,
|
|
|
|
SlotToReg, SlotToReg, Syscall, NilClass, ]
|
2018-06-19 17:55:47 +02:00
|
|
|
assert_equal 10 , get_return
|
2017-01-03 21:42:40 +01:00
|
|
|
end
|
2018-03-31 18:37:24 +02:00
|
|
|
def test_load_5
|
2018-08-12 14:02:23 +02:00
|
|
|
lod = main_ticks( 12 )
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_load( lod , Parfait::Integer , :r1)
|
2018-03-31 18:37:24 +02:00
|
|
|
assert_equal 5 , lod.constant.value
|
|
|
|
end
|
2018-05-24 20:20:56 +02:00
|
|
|
def base
|
2018-08-12 14:02:23 +02:00
|
|
|
22
|
2018-05-24 20:20:56 +02:00
|
|
|
end
|
2018-03-31 18:37:24 +02:00
|
|
|
def test_slot_receiver #load receiver from message
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks( base )
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_slot_to_reg( sl , :r0 , 2 , :r1)
|
2018-03-30 17:05:38 +02:00
|
|
|
end
|
2018-03-31 18:37:24 +02:00
|
|
|
def test_slot_args #load args from message
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks( base + 1 )
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_slot_to_reg( sl , :r0 , 8 , :r2)
|
2018-03-30 17:05:38 +02:00
|
|
|
end
|
2018-08-08 14:49:47 +02:00
|
|
|
def test_slot_arg_int #load arg 1, destructively from args
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks( base + 2 )
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_slot_to_reg( sl , :r2 , 1 , :r2)
|
2018-03-30 17:05:38 +02:00
|
|
|
end
|
2018-03-31 18:37:24 +02:00
|
|
|
def test_slot_int1 #load int from object
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks( base + 3 )
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_slot_to_reg( sl , :r1 , 2 , :r1)
|
|
|
|
assert_equal 5 , @interpreter.get_register(:r1)
|
|
|
|
end
|
|
|
|
def test_slot_int2 #load int from object
|
|
|
|
sl = main_ticks( base + 4 )
|
|
|
|
assert_slot_to_reg( sl , :r2 , 2 , :r2)
|
|
|
|
assert_equal 5 , @interpreter.get_register(:r2)
|
2017-01-03 21:42:40 +01:00
|
|
|
end
|
2018-03-31 18:37:24 +02:00
|
|
|
def test_op
|
2018-05-24 20:20:56 +02:00
|
|
|
op = main_ticks(base + 5)
|
2018-03-31 18:37:24 +02:00
|
|
|
assert_equal OperatorInstruction , op.class
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_equal :+ , op.operator
|
2018-03-31 18:37:24 +02:00
|
|
|
assert_equal :r1 , op.left.symbol
|
|
|
|
assert_equal :r2 , op.right.symbol
|
|
|
|
assert_equal 10 , @interpreter.get_register(:r1)
|
2018-08-02 16:37:27 +02:00
|
|
|
assert_equal 5 , @interpreter.get_register(:r2)
|
2017-01-03 21:42:40 +01:00
|
|
|
end
|
2018-04-01 11:00:59 +02:00
|
|
|
def test_load_int_space
|
2018-05-24 20:20:56 +02:00
|
|
|
cons = main_ticks(base + 6)
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_load( cons , Parfait::Space , :r3)
|
2018-04-01 11:00:59 +02:00
|
|
|
end
|
|
|
|
def test_load_int_next_space
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks(base + 7)
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_slot_to_reg( sl , :r3 , 5 , :r2)
|
2018-04-01 11:00:59 +02:00
|
|
|
assert_equal Parfait::Integer , @interpreter.get_register(:r2).class
|
|
|
|
end
|
|
|
|
def test_load_int_next_int
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks(base + 8)
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_slot_to_reg( sl , :r2 , 1 , :r4)
|
2018-04-01 11:00:59 +02:00
|
|
|
assert_equal Parfait::Integer , @interpreter.get_register(:r4).class
|
|
|
|
end
|
|
|
|
def test_load_int_next_int2
|
2018-05-24 20:20:56 +02:00
|
|
|
sl = main_ticks(base + 9)
|
2018-08-08 14:49:47 +02:00
|
|
|
assert_reg_to_slot( sl , :r4 , :r3 , 5)
|
2018-04-01 13:56:01 +02:00
|
|
|
end
|
2015-11-08 14:15:55 +01:00
|
|
|
end
|
2015-11-08 13:30:28 +01:00
|
|
|
end
|